Abstract-A instrumentation channel has been designed, implemented and tested in a 0.5-µm SiGe BiCMOS process. The circuit features a reconfigurable Wheatstone bridge network that interfaces a range of external sensors to signal processing circuits. Also, analog sampling has been implemented in the channel using a flying capacitor configuration. Measurement results show the instrumentation channel supports input signals up to 200Hz.
INTRODUCTION
There has been tremendous interest in developing SoC (System-on-Chip) integrated systems for use in numerous applications. Space exploration presents a niche area wherein extreme environmental conditions pose several design constraints. The need to reduce the system's power consumption mandates a distributed architecture with highly integrated front-end and signal processing requirements. In order to efficiently handle data, instrumentation channels (referred to as "universal" channels in this work) are required to interface external sensors with signal processing circuitry. Also, the use of a multichannel A/D converter (ADC) aids in high levels of circuit integration. In this work, numerous sensors are interfaced to a multichannel ADC using universal channels that act as front-end interface for the sensors. This paper presents the design and implementation of a universal channel suitable for low speed signals. Measurement results from the channel are also discussed. Section II presents an overview of the channel and its components. Section III discusses in detail the design and implementation of the individual components of the universal channel. Section IV presents the measurement results and finally Section V concludes this work.
II. UNIVERSAL CHANNEL -AN OVERVIEW
The universal channel is a low-speed instrumentation channel that is capable of interfacing signal processing circuits with various transducers including thermocouples, RTDs (Resistance Temperature Detectors), pressure gauges and strain gauges. As shown in Fig.1 , the Wheatstone bridge and the flying capacitor networks form the front-end of the analog sampling channel.
The Wheatstone bridge has been designed as a reconfigurable bridge to interface with external transducers. The bridge includes three 350 resistors that are well matched and an external sensor is connected as the fourth bridge component. The circuit works on the principle that any change in the bridge resistance is converted into a differential voltage that can be sampled and processed.
The flying capacitor network performs the analog sampling in the universal channel. The circuit includes a "flying" or sampling capacitor and uses a general purpose high-Z input op amp within a switched capacitor configuration to provide programmable gain. The flying capacitor's built-in calibration and correction circuitry, along with the low offset drift op amp, ensure that the sensor signals are sampled and transmitted to a channel of the Wilkinson ADC [1] . Also, a reference voltage is applied to the op amp to ensure that the output range of the flying capacitor network matches the input range of the Wilkinson ADC which is the next signal processing stage.
The sampled analog signal from the flying capacitor network is converted to digital data using the Wilkinson ADC. The 12-bit 16-channel Wilkinson ADC is a low power, high resolution analog-to-digital converter capable of conversions at 40 KSps across the wide temperature range of í180°C to 125°C.
III. DESIGN AND IMPLEMENTATION
This section describes the design and operation of the individual blocks of the universal channel.
A. Wheatstone Bridge Network
The Wheatstone Bridge Network is designed to interface with various sensors. Fig. 2 presents a simplified schematic of the Wheatstone bridge network. The programmable bridge has three signal connections, of which two are used in a given configuration. This structure, in conjunction with the two switches in the bottom legs, provides the flexibility to have different configurations of the bridge including full-bridge, half-bridge and quarter-bridge. Using these configurations, different kinds of sensors can be appropriately connected so that accurate measurements are obtained from the sensors.
The resistors in the bridge are roughly 350 Ω in value. Carefully crafting the layout, the resistors in the bridge can be closely matched making it relatively temperature insensitive [2] . The bridge is biased by an external current source that can be adjusted to different levels ( Fig. 1) . The wiring of the bridge is designed to handle up to 35 mA of current. Two versions of the Wheatstone bridge have been realized using different implementations of switches for the bridge network. The choice of switch depends on the configuration and the bridge bias voltage. Transmission gate switches allow the bottom of the bridge to be biased at a voltage higher than ground whereas the nMOS-only switch occupies smaller area and is used for normal operation of the channel.
Control and Operation
The Wheatstone bridge network has three input signals connected to the corners of the bridge. The fourth corner is connected to the negative stimulus signal. Bridge outputs come from signal 2 and signal 3, and lead to the subsequent flying capacitor network.
The configuration of the bridge can be set by controlling the switches SW1 and SW2. In the quarter-bridge and halfbridge configurations, both switches SW1 and SW2 are closed. In the quarter-bridge configuration, the external sensor is connected to signals 1 and 3 as an upper left element of the bridge. The on-chip resistor network provides the bottom two resistor elements and the upper right element. In the halfbridge configuration, the external sensor is connected to signals 2 and 3 to provide the upper half of the bridge, then the bottom half of the bridge is provided by the on-chip resistors. By setting both switches SW1 and SW2 to open, the on-chip resistors are not used. The external sensor is connected between signals 2 and 3 as a full bridge to provide a signal to the flying capacitor network. This configuration is known as full-bridge configuration -meaning that the sensor has a fullbridge inside it. Not shown in Fig. 2 , but indicated in Fig. 1 is the fact that a second stimulus signal (positive stimulus) can be applied to the top of the bridge. This connection can be driven by a high voltage current mirror to allow for stimulus voltages higher than that supported by the 3.3 V process.
The register that controls the bridge configuration and/or the gain setting of the channel is serially loaded. Fig. 3 shows the pin-out of the control register. When the channel is integrated with other channels in an application, this register can also be included in a scan path for test mode.
B. Flying Capacitor Network
The flying capacitor network [3, 4, 5] used for sampling the analog input has been implemented as shown in Fig. 4 . The main components of the circuit include sampling capacitors, C S , holding capacitor C f and a general purpose high-Z input op amp within a switched capacitor configuration. This circuit incorporates calibration and charge cancellation schemes in order to eliminate pedestal effects from parasitic capacitors and charge injection from the control switches. The array of feedback capacitors in the op amp provide for programmable gain. A reference voltage V REF is applied to the op amp to ensure that the output range of the flying capacitor network matches the input range of the Wilkinson ADC. 
Timing Control and Operation
The switches control the different modes of operation of the circuit. Fig. 5 shows the control signals that coordinate the switching. All switches employ transmission gates to reduce charge injection and also to eliminate threshold effects on logic levels inherent in only nMOS or only pMOS gates.
The circuit's operation begins with calibration mode when the sampling and holding capacitors are reset to 0 V and the op amp is biased in unity gain. Switches Scal and S3 are closed during this stage. The cross-coupling of the sampling capacitors aids in cancellation of charge from parasitic capacitance. Also, the hold capacitor C f has its bottom plate connected to the output of the op amp rather than the inverting input, thereby reducing parasitic coupling at the input of op amp.
Calibration is followed by a calibration-hold stage which incorporates a pre-hold phase for charge cancellation. Further, the switches have a "break-before-make" action which is essentially non-overlapping control signals to aid in discharging the parasitic capacitors. The order of switching begins with opening of the Scal switch and then closing the S2 switch. With switch S2 closed, harmless discharge paths are formed for the parasitic capacitors found at the bottom and top plates of the sampling capacitors whereas the sampling capacitors retain their charge. After the discharge is complete, switch S3 opens to place C f in the op amp's feedback loop. Then switch S4 closes which allows charge from the sampling capacitors to be moved to the feedback capacitor. Now, the output of the op amp reflects the op amp offset voltage.
After a cycle of calibration and hold, the circuit enters the sampling phase in which the switches S1 and S3 are closed and all others are open. The sampling capacitors charge to the bridge voltage while the correction capacitor C cor is reset. Next, the circuit enters the hold stage in which the parasitic charges are canceled and followed by transfer of charge from the sampling to the holding capacitor C f . Also, C cor is connected to a voltage equal to V REF so that the voltage across the capacitor C cor is equal to the op amp's offset voltage. With this correction voltage applied to the op amp's inverting input the output voltage during the hold stage is V REF -V CF where V CF is the sampled analog input. Thus, the flying capacitor circuit performs analog sampling and also incorporates offset and parasitic charge cancellation.
C. Multichannel Wilkinson ADC
The universal channel is interfaced to one of the channels of the Wilkinson ADC. The architecture of the Wilkinson ADC is based on [1] . The functional block diagram of the ADC architecture is as shown in Fig. 6 . The main components of the ADC include a single ramp generator, and a single 12-bit Gray code counter. Each channel consists of a sampling comparator. The analog signal from the universal channel is input directly to the comparator. This signal is sampled by the comparator. The comparator is then connected to the ramp generator. The ramp generates a voltage which linearly varies from 0 to 1.2V. At the same time the counter starts running. As soon as the sampled voltage becomes equal to the voltage on the ramp, the comparator trips. The value of the counter is stored on the latch for reading out the data. Multiple universal channels can be connected to the ADC.
IV. MEASUREMENT RESULTS
Two universal channels along with the 12-bit 16-channel Wilkinson ADC were fabricated in a 0.5-ȝm SiGe BiCMOS process. The die photo is shown in Fig. 7 . The layout has been designed to minimize noise and crosstalk in the chip. The analog and digital sections have separate power supplies and are isolated by guard rings. The high frequency clock signal for the ADC is supplied as a complementary signal and is shielded well from other signals. Also, the op amp's feedback capacitors in the flying capacitor circuit have their bottomplate connected to the output of op amp so that the substrateto-bottom plate crosstalk is reduced due to the low-impedance at the output of the op amp.
The measurement of the channel was taken at different temperatures across the range of í180 °C to +125 °C.
The output voltages of the channel depending on the resistance of the sensor in quarter-bridge configuration at various temperatures and gains are shown in Figs. 8 and 9. Fig. 10 shows the output voltage of the channel across temperature. The variation in the output voltage is due to the fact that the bridge becomes unbalanced when the resistance of the sensor remains unchanged at room temperature while the rest of the bridge varies with temperature.
The universal channel was designed for low-speed sensors that can support input signals up to 200 Hz. Fig. 11 shows the channel output for a 200 Hz input signal at í150°C. The sample rate is at 10 KSps.
V. CONCLUSION
The design of the instrumentation channel requires many novel techniques in order to make it stable and reliable across wide temperature range. This paper demonstrated the operating principles and experimental results of the channel which can be used in various applications down to cryogenic temperature. In the future, the instrumentation channel will be integrated into a 16-channel Remote Electronics Unit Sensor Interface (RSI) ASIC for use in space applications. This RSI ASIC will be comprised of 12 universal channels, two higher speed channels, and two charge-based sensor channels. 
